The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

Tom's HardwareSilicon

AMD targets Nvidia with first official benchmarks for EPYC 'Venice' CPUs — company claims 256-core chip is more than twice as fast as Nvidia Vera, 96-core model 20% faster per-core

September 18

Following the launch of AMD's EPYC 'Venice' CPUs in July , AMD extended the performance claims for its upcoming generation of server chips on Friday. The high-level claim hasn't changed.

Chips & compute Research

Read at Tom's Hardware ↗

One letter a week, in your inbox.

Latest

AMD targets Nvidia with first official benchmarks for EPYC 'Venice' CPUs — company claims 256-core chip is more than twice as fast as Nvidia Vera, 96-core model 20% faster per-core

Related

SiliconScaling Federated Learning Across Docker, Kubernetes, and Slurm with NVIDIA FLARE NVIDIA Technical Blog

SiliconAccelerating Dropless MoE Training in JAX with NVIDIA Transformer Engine NVIDIA Technical Blog

SiliconFrontier Reasoning Reaches the Edge: How to Deploy and Optimize Models on NVIDIA Jetson NVIDIA Technical Blog

VoicesMoving Beyond RAG with Precomputed Context Software Engineering Daily

Voices[AINews] Claude Fable/Mythos 5.1: new SOTA model, 75% cache price cut but 70% more output tokens Latent Space

SiliconNVIDIA’s Vera Whitepaper Has a Thread Loose Chips and Cheese