The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

llama.cpp releasesTools

b12122

11.05

Title: CUDA: fuse NVFP4 gate/up matmuls and GLU in MMQ ( #31296 ) cuda: fuse NVFP4 gate/up and GLU in MMQ cuda: honor the requested src1 precision in fused gate/up MMQ cuda: share NVFP4 scale checks…

Chips & compute

Read at llama.cpp releases ↗

One letter a week, starting soon.

Latest

b12122

Related

AsiaOracle reportedly cancels $7 billion Tencent AI chip lease under US pressure TechNode

AsiaAI chip startup Tenspresso seeks $50m at $500m valuation Tech in Asia

AsiaGoogle plans $15b Malaysia data center push to meet AI demand Tech in Asia

ValleyAfter the midterms, a bigger clash over data centers could be coming TechCrunch AI

ValleyThe chips are down: Qualcomm falls on revenue miss, weak guidance; Arm and GlobalFoundries do little better SiliconANGLE

ValleyThe Blue Wave Has Tech Bros Scrambling for Data Centers in Space Wired AI