The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around two hundred sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

llama.cpp releasesTools

b12149: CUDA: use highest compiled arch in get_mmvq_mmid_max_batch (#31679)

11.05

Co-authored-by: DukeNukem-dev [email protected]

Chips & compute

Read at llama.cpp releases ↗

SiliconSpaceX's plan to build more data center compute than Google's entire lifetime capacity in just 1.5 years is possible, say analysts Tom's Hardware

One letter a week, starting soon.

Latest

b12149: CUDA: use highest compiled arch in get_mmvq_mmid_max_batch (#31679)

Related

SiliconSpaceX's plan to build more data center compute than Google's entire lifetime capacity in just 1.5 years is possible, say analysts Tom's Hardware

ToolsCLion 2026.3 Is Here JetBrains Blog

ValleyTech giants turn to cash, concessions for AI rebrand after voters pummeled data centers 43-1 Axios Technology

SiliconOmarchy 4.5 Released With Apple Silicon Support, More Desktop Customizations Phoronix

SiliconAdding Network Security To AI, HPC, And Data Centers SemiEngineering

SiliconTurning Conv2D Into A Practical GPU Compute Pattern SemiEngineering