The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

PandailyAsia

BAAI's FlagOS 2.2 Expands Its Cross-Chip Operator Libraries to 1,454 Operators

10.22

The Beijing Academy of Artificial Intelligence (BAAI) has detailed FlagOS 2.2, the latest version of its open software stack for running AI models across different chip architectures.

Chips & compute

Read at Pandaily ↗

One letter a week, starting soon.

Latest

BAAI's FlagOS 2.2 Expands Its Cross-Chip Operator Libraries to 1,454 Operators

Related

AsiaLanxin Computing Unveils RISC-V Supernode Built on Its 48-Core LX500 Inference Chip Pandaily

AsiaMETASTONE Launches TokenFleet to Schedule LLM Inference Across GPU Clusters and Data Centers Pandaily

AsiaStars Micro System Unveils C82-4G PCIe 6.0 Switch, an 800G AI NIC and a Multi-Mode RAID Chip Pandaily

Toolsb11809 llama.cpp releases

SiliconChip Scaling Moves Beyond The Transistor SemiEngineering

SiliconStacked-Die Multi-Chip Architectures: The Tradeoff Between Scaling And Power Delivery SemiEngineering