The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

EE TimesSilicon

Europe’s Advanced Packaging Gap: Fraunhofer, Swissbit Target the Missing Middle

October 13

Europe has no shortage of semiconductor research. The harder problem often begins after the prototype works.

Read at EE Times ↗

One letter a week, starting soon.

Latest

Europe’s Advanced Packaging Gap: Fraunhofer, Swissbit Target the Missing Middle

More from EE Times on Accept All

SiliconApplied Materials Bets $5B on a New Model for Chip Innovation EE Times

SiliconEU CRA Readiness: 5 Steps Manufacturers Need to Take Now EE Times

SiliconXanadu Builds Out Canadian Quantum Infrastructure EE Times

SiliconManfred Horstmann: GlobalFoundries Bets on FDX Fusion for Physical AI EE Times

SiliconSolid-State Transformers: Accelerate Your SST Design EE Times