The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

EE TimesSilicon

Jevons’ Paradox and the Silicon Roadmap

11.02

AI usage may expand with more efficient models and hardware, just as Jevons would predict. But the silicon roadmap adds a layer of complexity to the market prediction.

Read at EE Times ↗

One letter a week, starting soon.

Latest

Jevons’ Paradox and the Silicon Roadmap

More from EE Times on Accept All

SiliconAI Reshapes Memory Architecture as Macronix Expands Flash Portfolio EE Times

SiliconDesigning for the Long Haul: Building Obsolescence-Resilient Product Lifecycles EE Times

SiliconGoogle: Agentic AI Will Drive New Demands on Data Center CPUs EE Times

SiliconIntel’s Q3 Results Show Supply Chain Disruptions and PC Plunge EE Times

SiliconInfineon’s OktoberTech: Edge AI, SDVs, and the Road to 800 VDC EE Times

SiliconSamsung Electronics Posts $80B Operating Profit on AI Memory Demand EE Times