The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

Tech in AsiaAsia

Nexperia, Tata partner to make power chips in India

September 18

The companies will also work together on chip testing and assembly at Tata’s Jagiroad facility.

Chips & compute

Read at Tech in Asia ↗

One letter a week, in your inbox.

Latest

Nexperia, Tata partner to make power chips in India

Related

AsiaGoogle, Nvidia join alliance to manage AI power use Tech in Asia

ValleyCrusoe raises $3.9B to build massive data centers and small modular ‘AI factories’ TechCrunch AI

SiliconIntel Reportedly Preparing 8P+8E ''Raptor Lake Next" Chip to Replace Core i5-14600K TechPowerUp

JapanMTPLX 版の Qwen3.8 Flash Next を M4 Max で試したが、4 本並べる開発では oMLX を続けた Zenn (AI)

Japan英チャールズ国王、AI大手トップらに「実存的な危険」を警告 NVIDIAやOpenAI、Anthropicが参加 ITmedia AI+

SiliconU.S. Awards Anderon $1B for Quantum Wafer Manufacturing EE Times