The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

TechPowerUpSilicon

NVIDIA Cuts HBM4 Speed and NVLink Bandwidth Targets for "Vera Rubin"

10.26

NVIDIA has officially implemented changes across its "Vera Rubin" product line, reducing target specifications for memory and interconnect fabric.

Chips & compute

Read at TechPowerUp ↗

One letter a week, starting soon.

Latest

NVIDIA Cuts HBM4 Speed and NVLink Bandwidth Targets for "Vera Rubin"

Related

SiliconNVIDIA RTXPT 1.9 Path Tracer Gets Around 20% Faster, Adds Windows on Arm Support TechPowerUp

SiliconNew Linux Tool Brings Resizable BAR to Intel Arc GPUs on Old Motherboards TechPowerUp

SiliconNVIDIA Eyes Software Revenue With a $2,000 per GPU Yearly Figure From Huang TechPowerUp

SiliconGeForce Unlocked: Modders Boost RTX 20, RTX 30, and RTX 40 Compute Performance by Up to 2x TechPowerUp

SiliconAMD FSR 4.1.2 Modded to Run on Intel Arc GPUs Leveraging XMX Cores TechPowerUp

SiliconVertical DRAM Stacking Expands Thermal Design Space Beyond HBM-on-GPU (imec) SemiEngineering