The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

PhoronixSilicon

NVIDIA Olympus SMT Optimizations For Vera CPU Showing 3~6% Performance Gains

October 1

Back in August I wrote about NVIDIA working on Linux scheduler improvements for helping the SMT performance on their new Vera CPU with Olympus cores.

Chips & compute

Read at Phoronix ↗

One letter a week, in your inbox.

Latest

NVIDIA Olympus SMT Optimizations For Vera CPU Showing 3~6% Performance Gains

Related

VoicesOpen models and the future of Physical AI with NVIDIA Practical AI

EuropeJapan plans $140bn AI data centre push with Dell and Jera Financial Times Tech

AsiaXPeng and Banma Run a 30B-Class Cockpit AI Model On-Device on XPeng's 750-TOPS Turing Chip Pandaily

AsiaHuawei Launches Grid-Interactive AIDC 1.0, Linking AI Data-Center Power, Cooling and Ascend Servers Pandaily

SiliconAI-Defined Vehicles Push Compute, Memory, And Validation Limits SemiEngineering

SiliconWhy LLMs Are The Best Thing To Happen To Chip Design SemiEngineering