The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

SemiEngineeringSilicon

Accelerating Advanced IC Package Design: A Methodology for Early and Iterative Optimization of Chiplet Integration

October 14

Today’s multi-chip and chiplet solutions are leading the way for the “More than Moore” vision, with companies leveraging packaging technologies to create value and differentiate themselves from their…

Chips & compute MCP, skills & tools

Read at SemiEngineering ↗

One letter a week, starting soon.

Latest

Accelerating Advanced IC Package Design: A Methodology for Early and Iterative Optimization of Chiplet Integration

Related

SiliconBuild Applications on NVIDIA BlueField Faster with NVIDIA DOCA Agent Skills NVIDIA Technical Blog

SiliconExpanding AI Storage Access with NVIDIA cuObject and the NVIDIA SCADA Server SDK NVIDIA Technical Blog

ToolsAnthropic integration with Modal brings scalable compute to Claude Science Modal

SiliconWhy Heat Is Becoming A Bigger Chip Design Issue SemiEngineering

SiliconChip Industry Technical Paper Roundup: Oct. 13 SemiEngineering

SiliconCarbon-Dot Interface Enables Ultrathin High-κ Dielectrics on 2D Semiconductors (UIUC, NETL, Argonne, Monash) SemiEngineering