The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

llama.cpp releasesTools

b11846: ggm-cuda: Enforce DP4A MMQ tile height multiple of warp size (#30837)

10.23

Added static assertion to enforce DP4A MMQ tile height requirement.

Chips & compute

Read at llama.cpp releases ↗

One letter a week, starting soon.

Latest

b11846: ggm-cuda: Enforce DP4A MMQ tile height multiple of warp size (#30837)

Related

GitHubAI jobs are waiting while GPUs sit idle. Kubernetes has a new plan. The New Stack

SiliconScaling NVIDIA TensorRT Performance Optimization Beyond a Single Build Route with the Global Performance Tuner, Part 2 NVIDIA Technical Blog

SiliconScaling NVIDIA TensorRT Performance Optimization Beyond a Single Build Route with the Global Performance Tuner, Part 1 NVIDIA Technical Blog

Siemens, Nvidia deploy industrial AI to reduce engineering effort AI Business

SiliconMSI XpertStation WS300 Review NVIDIA DGX Station GB300 ServeTheHome

ValleyManaged services support keeps neocloud GPU capacity healthy SiliconANGLE