The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

NVIDIA Technical BlogSilicon

Scaling NVIDIA TensorRT Performance Optimization Beyond a Single Build Route with the Global Performance Tuner, Part 1

10.23

Deploying a trained neural network involves more than translating each operator into a GPU kernel. It is a compilation problem with many legitimate answers. For...

Chips & compute Research Data Center / Cloud Developer Tools & Techniques Edge Computing AI Agent

Read at NVIDIA Technical Blog ↗

One letter a week, starting soon.

Latest

Scaling NVIDIA TensorRT Performance Optimization Beyond a Single Build Route with the Global Performance Tuner, Part 1

Related

SiliconHow NVIDIA OpenShell Reference Architecture Secures and Governs AI Agent Workloads at Scale NVIDIA Technical Blog

SiliconNVIDIA Nemotron 3.5 Super VL Powers Specialized Agents with Multimodal Reasoning NVIDIA Technical Blog

SiliconScaling Decision Optimization to 100 Million Variables and Beyond with mPDLP in NVIDIA cuOpt NVIDIA Technical Blog

SiliconChip Scaling Moves Beyond The Transistor SemiEngineering

SiliconStacked-Die Multi-Chip Architectures: The Tradeoff Between Scaling And Power Delivery SemiEngineering

SiliconNVIDIA Cosmos Opens New Tools to Train, Evaluate and Deploy World Models NVIDIA Blog