The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

NVIDIA Technical BlogSilicon

Scaling Decision Optimization to 100 Million Variables and Beyond with mPDLP in NVIDIA cuOpt

October 7

Supply chain problems are expanding across more SKUs, lanes, and constraints than ever before, while energy grids are balancing more distributed sources in real...

Chips & compute Research Agentic AI / Generative AI Developer Tools & Techniques Simulation / Modeling / Design Top Stories

Read at NVIDIA Technical Blog ↗

One letter a week, in your inbox.

Latest

Scaling Decision Optimization to 100 Million Variables and Beyond with mPDLP in NVIDIA cuOpt

Related

SiliconEfficient MoE Training for Biological Foundation Models NVIDIA Technical Blog

SiliconQualcomm will license patents behind Huawei’s LogicFolding chip architecture, report says Tom's Hardware

SiliconNVIDIA Vera HPC Performance Benchmarks Take On AMD EPYC, Intel Xeon Phoronix

SiliconChip Industry Technical Paper Roundup: Oct. 6 SemiEngineering

ToolsOptimizing Jagged Flash Attention with TLX: The Road Toward SOTA FA4 on Blackwell PyTorch Blog

SiliconQualcomm’s System Level Architecture in the Snapdragon X2 Elite Chips and Cheese