The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

Chips and CheeseSilicon

Qualcomm’s System Level Architecture in the Snapdragon X2 Elite

September 29

Laptop chips have gotten very powerful in recent years, with increasing CPU core counts, more powerful iGPUs, and higher DRAM bandwidth to feed that compute.

Chips & compute Research

Read at Chips and Cheese ↗

One letter a week, in your inbox.

Latest

Qualcomm’s System Level Architecture in the Snapdragon X2 Elite

Related

SiliconNVIDIA’s Vera Whitepaper Has a Thread Loose Chips and Cheese

SiliconAI Data Centers Make Power, Cooling Critical to Scaling EE Times

SiliconChip Industry Technical Paper Roundup: Sept. 29 SemiEngineering

SiliconNVIDIA Vera SMT Performance Benchmarks Phoronix

SiliconComparing A7 CFET and A10 Nanosheet FETs From Parasitics to Chip Reliability (TUM, UNIMORE, Applied Materials) SemiEngineering

SiliconEfficient MoE Training for Biological Foundation Models NVIDIA Technical Blog