The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

SemiEngineeringSilicon

Blog Review: Oct. 7

October 7

Siemens’ Karen Chow, Sheetal Veronica, and Kunjesh Agashiwala explore how CFETs and buried power rails come together to reduce the chip area needed, improve power efficiency, and help meet the…

Read at SemiEngineering ↗

One letter a week, in your inbox.

Latest

Blog Review: Oct. 7

More from SemiEngineering on Accept All

SiliconUltra-Compact Photonic Bends Reduce Loss While Meeting Foundry Rules (Georgia Tech) SemiEngineering

SiliconMonolithic 3D Memristor-TFT Stack For Programmable Neuromorphic Computing (SNU, Yonsei) SemiEngineering

SiliconProgrammable Memory Controller Eases Adoption of New DRAM Techniques (ETH Zürich, CISPA, NYU) SemiEngineering

SiliconChip Industry Technical Paper Roundup: Oct. 6 SemiEngineering

SiliconAdvancing The CFET-Based Device Roadmap: Novel Integration Modules And Standard Cell Configurations SemiEngineering

SiliconBackside Clock Meshes Cut Skew and Power in 2nm Nanosheets (UCSC) SemiEngineering