The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

SemiEngineeringSilicon

Breaking The Memory Bottleneck In AI And HPC SoCs

10.19

Embedded memory, not compute, has become the limiting factor in AI and HPC SoCs, consuming more than half of total die area while constraining bandwidth, latency, and energy efficiency.

Read at SemiEngineering ↗

One letter a week, starting soon.

Latest

Breaking The Memory Bottleneck In AI And HPC SoCs

More from SemiEngineering on Accept All

SiliconWhy Physical AI Is So Hard To Engineer SemiEngineering

SiliconNanoelectromechanical Switches Target More Efficient Embedded DRAM (UC Berkeley, Samsung, Intel) SemiEngineering

SiliconA Composable Thermal Solver For Heterogeneous 2.5D/3D-IC Packages (Cadence, Notre Dame) SemiEngineering

SiliconThermal Side Channels Create New Security Risks For Autonomous Vehicles (Missouri S&T) SemiEngineering

SiliconChip Industry Week In Review SemiEngineering

SiliconBeyond The Specification: What Really Determines PCIe Retimer Reach? SemiEngineering