The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

MediaNamaAsia

Hackers are bypassing KYC through API hijacks, CERT-In warns fintechs and NBFCs

October 14

Access the original advisory on KYC bypassing here: [ CERT-In | Machine readable format ] The Indian Computer Emergency Response Team (CERT-In) and its finance-related cybersecurity arm CSIRT-Fin…

MCP, skills & tools

Read at MediaNama ↗

One letter a week, starting soon.

Latest

Hackers are bypassing KYC through API hijacks, CERT-In warns fintechs and NBFCs

Related

JapanAccessing 100+ AI Models Through One OpenAI-Compatible Endpoint Zenn (AI)

JapanWindows で Claude Code を何本も並べるなら TerminalHub。複数セッションの始め方 Zenn (AI)

JapanClaude Codeのハーネスは、最初はCLAUDE.mdとSkillsの2つでいい ― 暴れ馬と馬具で整理する4つの仕組み Zenn (AI)

GitHubGoogle Antigravity SDK Adds Local Model Support for Greater Token Efficiency and Code Privacy InfoQ AI

SiliconSimplify Electronic-Photonic Design Workflows: eBook SemiEngineering

SiliconAccelerating Advanced IC Package Design: A Methodology for Early and Iterative Optimization of Chiplet Integration SemiEngineering