The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

Chips and CheeseSilicon

Hot Chips 2026: XCENA and Samsung’s Near-Memory Compute CXL Device

08.30

Memory expansion has been attractive for years, and is more relevant than ever because ML models have an insatiable appetite for memory capacity.

Chips & compute

Read at Chips and Cheese ↗

One letter a week, starting soon.

Latest

Hot Chips 2026: XCENA and Samsung’s Near-Memory Compute CXL Device

Related

SiliconHot Chips 2026: Samsung’s Processing-in-Memory (PIM) Chips and Cheese

SiliconHot Chips 2026: Intel’s Crescent Island Chips and Cheese

SiliconHot Chips 2026: Fujitsu’s Monaka CPU Chips and Cheese

SiliconHot Chips 2026: Intel’s Diamond Rapids Chips and Cheese

SiliconHot Chips 2026: Intel’s Wildcat Lake Chips and Cheese

SiliconHot Chips 2026: CUDA Targets RISC-V Chips and Cheese