The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

SemiAnalysisSilicon

How GLM5.3 Sparse Attention Affects HBM Memory Usage

September 28

How Sparse Attention Affects DRAM/NAND Memory How does sparse attention affect the TAM of memory, including HBM and NAND?

Chips & compute

Read at SemiAnalysis ↗

One letter a week, in your inbox.

Latest

How GLM5.3 Sparse Attention Affects HBM Memory Usage

Related

SiliconThe Chinese AI Infrastructure Boom: Introducing the SemiAnalysis China Datacenter Model SemiAnalysis

SiliconClusterMAX 3.0: The Industry Standard GPU Cloud Rating System Returns SemiAnalysis

SiliconEveryone Says Datacenter Moratoriums Are Killing the US Buildout. We disagree SemiAnalysis

SiliconVera Rubin NVL72 Agentic Inference: 67x better Performance per Dollar SemiAnalysis

SiliconA Brain Too Big to Carry — On-Device vs Datacenter Inference SemiAnalysis

SiliconLong Live the Short King: Why 4-hi HBM Wins SemiAnalysis