The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

SemiEngineeringSilicon

Mitigating Threats With Pre-Silicon Security Verification

October 1

The safety and security of the silicon chips ubiquitous in modern life have become prime considerations in semiconductor development.

Chips & compute

Read at SemiEngineering ↗

One letter a week, in your inbox.

Latest

Mitigating Threats With Pre-Silicon Security Verification

Related

SiliconCrossing Chiplet Boundaries With PCIe Over UCIe SemiEngineering

AsiaSolid-state cooling materials tackle data center heat loads Tech in Asia

AsiaHuawei launches new Kirin chips after $250b R&D investment Tech in Asia

Voices[AINews] Gemini 4 Argon: GDM’s answer to Astra/Fable, with 1M output Latent Space

JapanHugging FaceのTokenizers v1がCPU処理を刷新。速いGPUを待たせる「文字列処理」をどう削ったか Qiita (LLM)

SiliconFine-Tuning NVIDIA Nemotron for Saudi Arabic Dialects, with a Path to Other Languages NVIDIA Technical Blog