The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

SemiEngineeringSilicon

Strengthening Advanced-Node Interconnects Through Automated Via Insertion

10.15

As the semiconductor industry pushes deeper into the sub-5nm realm, the physical design landscape has shifted from being dominated by gate delays to being defined by interconnect performance.

Read at SemiEngineering ↗

One letter a week, starting soon.

Latest

Strengthening Advanced-Node Interconnects Through Automated Via Insertion

More from SemiEngineering on Accept All

SiliconBuilding AI Infrastructure For Greater Choice And Flexibility SemiEngineering

SiliconAMBA C2C: Moving Forward With A Converged AMBA Foundation For C2C Connectivity SemiEngineering

SiliconWhy Open-Weight AI Matters SemiEngineering

SiliconAgentic AI Alters The CPU-GPU Balance SemiEngineering

SiliconHow Close Are We To Fully Autonomous Chip Design? SemiEngineering

SiliconCharacterization of HBM Power Consumption (ETH Zurich, NYU) SemiEngineering