The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

SemiEngineeringSilicon

Accelerating Manufacturing-Aware Simulations For Photonic Integrated Circuits With FTCO And Digital Twins

10.21

Photonic integrated circuit (PIC) performance is increasingly bounded by fabrication realities such as sidewall angle, critical-dimension bias, thickness variation, and line-edge roughness, which…

Read at SemiEngineering ↗

One letter a week, starting soon.

Latest

Accelerating Manufacturing-Aware Simulations For Photonic Integrated Circuits With FTCO And Digital Twins

More from SemiEngineering on Accept All

SiliconAccelerate Yield Ramp with Closed-Loop Yield Learning SemiEngineering

SiliconChip Industry Technical Paper Roundup: Oct. 20 SemiEngineering

SiliconAgentic AI Explores Heterogeneous Chip and Interconnect Architectures (Argonne, UIUC) SemiEngineering

SiliconWhy Physical AI Is So Hard To Engineer SemiEngineering