The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

SemiEngineeringSilicon

Analog Superposition Increases Effective PCM Storage Density (IBM Research Europe)

10.27

Researchers at IBM Research Europe published “Superposed analog memory for vector storage in neural networks.” Summary : Researchers demonstrated an analog phase-change memory architecture that…

Read at SemiEngineering ↗

One letter a week, starting soon.

Latest

Analog Superposition Increases Effective PCM Storage Density (IBM Research Europe)

More from SemiEngineering on Accept All

SiliconThe imec Report: Scaling Optical Interconnects For The AI Era SemiEngineering

SiliconChip Industry Technical Paper Roundup: Oct. 27 SemiEngineering

SiliconVertical DRAM Stacking Expands Thermal Design Space Beyond HBM-on-GPU (imec) SemiEngineering

SiliconLarge-Format Masks Move From Aspiration To Industry Roadmap SemiEngineering

SiliconTesting Silicon Photonics At Scale SemiEngineering

SiliconBringing Down Test Costs For Co-Packaged Optics SemiEngineering