The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

SemiEngineeringSilicon

Comparing A7 CFET and A10 Nanosheet FETs From Parasitics to Chip Reliability (TUM, UNIMORE, Applied Materials)

September 25

Researchers at the TU Munich, University of Modena and Reggio Emilia, and Applied Materials published a technical paper titled “System-Technology Co-Evaluation of A7 CFET and A10 NSFET Technologies…

Chips & compute Research Design & Verification Power & Performance Technical Papers Transistors

Read at SemiEngineering ↗

One letter a week, in your inbox.

Latest

Comparing A7 CFET and A10 Nanosheet FETs From Parasitics to Chip Reliability (TUM, UNIMORE, Applied Materials)

Related

SiliconEfficient MoE Training for Biological Foundation Models NVIDIA Technical Blog

AsiaDeepSeek Details DSec Elastic Compute: Agentic-Training Sandboxes at ~3M/Day, 380K+ Concurrent Pandaily

AsiaChina’s Huawei trims mobile chip gap with Apple as Tau Scaling Law pays off: Bernstein SCMP Tech

SiliconScaling Federated Learning Across Docker, Kubernetes, and Slurm with NVIDIA FLARE NVIDIA Technical Blog

SiliconAccelerating Dropless MoE Training in JAX with NVIDIA Transformer Engine NVIDIA Technical Blog

VoicesMoving Beyond RAG with Precomputed Context Software Engineering Daily