The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

Chips and CheeseSilicon

“Performance” Oryon: Qualcomm’s Little Core

10.24

Qualcomm’s Snapdragon X2 Elite uses a hybrid core setup, breaking away from the all-big-core strategy that the company previously used with in-house core designs.

Read at Chips and Cheese ↗

One letter a week, starting soon.

Latest

“Performance” Oryon: Qualcomm’s Little Core

More from Chips and Cheese on Accept All

SiliconNvidia Vera’s System Architecture: Pushing Bandwidth Chips and Cheese

SiliconNVIDIA’s Olympus Core: Pushing Server Single Threaded Performance Boundaries Chips and Cheese

SiliconQualcomm’s System Level Architecture in the Snapdragon X2 Elite Chips and Cheese

SiliconQualcomm’s Adreno X2 GPU Chips and Cheese

SiliconOn Binary Translation and its Consequences Chips and Cheese

SiliconArm’s C2-Ultra, G2-Ultra NX, and CSS N4 IP Chips and Cheese