The name is the button.

An agent writes the code now, and a human thumb hovers over Accept all a hundred times a day. The honest question of this decade is what, exactly, you just accepted. So I read the diff.

Eight years as a backend engineer in Stockholm, back in Tokyo since 2023, and I still ship something small most nights, usually badly. My one rule: the only real review of a model is the thing you built with it. That is why there is no leaderboard on this site.

Around a hundred and forty sources come through — the labs' own posts, the papers, the tools, the runtimes and languages nobody is watching yet, the chip under the demo, and the newsletters people actually forward. What is moving gets counted so the week reads at a glance, and every few days I explain one mechanism in plain words.

A story here is a headline, a short excerpt, one image and the link to whoever wrote it. We never reproduce the post; the images belong to their authors. A post written in Japanese appears in Japanese, exactly as it was published, and the link goes to the original.

— Yuki Halvorsen, Tokyo

← Accept All Archive

SemiEngineeringSilicon

Impact of Cu Microstructure On The TSV-Induced Residual Stress Within Silicon (Purdue, UCLA)

September 28

Researchers at Purdue University and the UCLA published a technical paper titled “Experimental Evidence for the Impact of Copper Microstructure on Residual Stress of Through Silicon Via.” Abstract…

Read at SemiEngineering ↗

One letter a week, in your inbox.

Latest

Impact of Cu Microstructure On The TSV-Induced Residual Stress Within Silicon (Purdue, UCLA)

More from SemiEngineering on Accept All

SiliconIntuition and AI SemiEngineering

SiliconOne Substrate No Longer Rules Them All SemiEngineering

SiliconComparing A7 CFET and A10 Nanosheet FETs From Parasitics to Chip Reliability (TUM, UNIMORE, Applied Materials) SemiEngineering

SiliconChip Industry Week In Review SemiEngineering

SiliconA Network-on-Chip (NoC) For Multi-Die Devices SemiEngineering

SiliconManaging 3D-IC Design And IP SemiEngineering